Nvidia: Power Efficiency of Kepler Due to Collaboration with TSMC

From X-bit Labs: It is not a secret that performance, cost and power efficiency of chips depend on actual design as well as on process technology. A good chip design and advanced process technology almost always result in a proper product. But to make the best chip, its design has to be tailored for process technology and vice versa. Apparently, this is exactly what Nvidia and TSMC have done to make Kepler architecture exceptionally power-efficient.

"Today, the primary constraint on processor performance is the power consumption budget. So our goal is always to develop solutions that deliver the highest performance within a fixed power budget. Having a more efficient process enabled us to add more processing cores, thus increasing performance. Put simply, greater efficiency equals greater performance and optimal performance per watt," said Joe Greco, senior vice president of the advanced technology group at Nvidia.

Kepler was in many ways an ambitious project because it introduced a new architecture at the same time as a new silicon process technology node. To maximize the efficiency of Kepler architecture, which Nvidia needed not only to sustain leading positions on the market of computer graphics, but also to continue its progress on the market of high-performance computing, Nvidia had tochange our silicon process development model with TSMC.

Back in the days Nvidia and Taiwan Semiconductor Manufacturing Company worked independently: TSMC prepared the process technology, Nvidia worked on the design. For Kepler, Nvidia began working with TSMC three years before our product tape-out (when the processor design is complete and ready for manufacturing). Working in tandem, the two companies created a production qualification vehicle (PQV) to allow the TSMC process engineers and Nvidia design engineers to optimize the process before the product tape-out. Through repeated prototyping, the companies were able to optimize both the process and design, creating a more efficient Kepler design rather than simply a chip in a standard 28nm process.

View: Article @ Source Site